Bit level architectural exploration technique for the design of low power multipliers.

George Economakos, Kostas Anagnostopoulos

Browse the full ISCAS paper archive.