A synchronized variable frequency clock scheme in chip multiprocessors.

Qifei Fan, Ge Zhang, Weiwu Hu

Browse the full ISCAS paper archive.