A 3.3 V, 1.6 GHz, low-jitter, self-correcting DLL based clock synthesizer in 0.5 μm CMOS.

David J. Foley, Michael P. Flynn

Browse the full ISCAS paper archive.