Design of highly linear multipliers using floating gate transistors and/or source degeneration resistor.

Sri Raga Sudha Garimella, Jaime Ramrez-Angulo, Antonio J. Lpez-Martn, Ramn Gonzlez Carvajal

Browse the full ISCAS paper archive.