Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators.

Friedel Gerfers, Maurits Ortmanns, Yiannos Manoli

Browse the full ISCAS paper archive.