An application specific multi-port RAM cell circuit for register renaming units in high speed microprocessors.

Alessandro De Gloria, Mauro Olivieri

Browse the full ISCAS paper archive.