PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC.

Lucas Grativol, Lubin Gauthier, Mathieu Lonardon, Jrmy Morlier, Antoine Lavrard-Meyer, Guillaume Muller, Virginie Fresse, Matthieu Arzel

Browse the full ISCAS paper archive.