Skip to content

Matthieu Arzel

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

16

Venues

10

Active years

2005–2026

Best venue rank

C

Where they publish

Papers

16 indexed papers, newest first.

YearVenueTitleAuthors
2026COMPSACLEASARD: Low-Energy Deep Neural Networks for Autonomous Search-and-Rescue Drones.Panagiotis Papadakis, Isabelle Fantoni, Jean-Philippe Diguet, Matthieu Arzel
2025FPGAFPGA-Oriented Design Space Exploration of a Real-Time Road Scene Semantic Segmentation Deep Neural Network.Hugo Le Blevec, Mathieu Lonardon, Stefan Weithoffer, Matthieu Arzel
2025RSPA Prototyping Framework for P4-Programmable Traffic Managers.Karl La Grassa, Andr Bliveau, Mathieu Lonardon, Jean-Pierre David, Matthieu Arzel, Yvon Savaria
2024ISCASPEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC.Lucas Grativol, Lubin Gauthier, Mathieu Lonardon, Jrmy Morlier, Antoine Lavrard-Meyer, Guillaume Muller, Virginie Fresse, Matthieu Arzel
2018ISCASA fully flexible circuit implementation of clique-based neural networks in 65-nm CMOS.Benoit Larras, Paul Chollet, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel
2018ISCAS40 Gop/s/mmErwan Libessart, Matthieu Arzel, Cyril Lahuec, Francesco Paolo Andriulli
2017ISCASA 65-nm CMOS 7fJ per synaptic event clique-based neural network in scalable architecture.Benoit Larras, Paul Chollet, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel
2016DATEOuessant: Flexible integration of dedicated coprocessors in Systems on Chip.Pierre-Henri Horrein, Philip-Dylan Gleonec, Erwan Libessart, Andr Lalevee, Matthieu Arzel
2016DSDAutoReloc: Automated Design Flow for Bitstream Relocation on Xilinx FPGAs.Andr Lalevee, Pierre-Henri Horrein, Matthieu Arzel, Michael Hbner, Sandrine Vaton
2015IJCNNDesign of analog subthreshold Encoded Neural Network circuit in sub-100nm CMOS.Benoit Larras, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel
2014WCNCSymbol-based BP detection for MIMO systems associated with non-binary LDPC codes.Ali Haroun, Charbel Abdel Nour, Matthieu Arzel, Christophe Jgo
2013HPDCFlexible, extensible, open-source and affordable FPGA-based traffic generator.Tristan Groleat, Matthieu Arzel, Sandrine Vaton, Alban Bourge, Yannick Le Balch, Hicham Bougdal, Manuel Aranaz Padron
2013ISCASAnalog implementation of encoded neural networks.Benoit Larras, Cyril Lahuec, Matthieu Arzel, Fabrice Seguin
2012IWCMCHardware acceleration of SVM-based traffic classification on FPGA.Tristan Groleat, Matthieu Arzel, Sandrine Vaton
2006ISCASSemi-iterative analog turbo decoding.Matthieu Arzel, Fabrice Seguin, Cyril Lahuec, Michel Jzquel
2005ISCAS. Analog slice turbo decoding.Matthieu Arzel, Cyril Lahuec, Fabrice Seguin, David Gnaedig, Michel Jzquel