PVT Variations Aware Robust Transistor Sizing for Power-Delay Optimal CMOS Digital Circuit Design.

Prateek Gupta, Shirisha Gourishetty, Harshini Mandadapu, Zia Abbas

Browse the full ISCAS paper archive.