Challenge of MTJ/MOS-hybrid logic-in-memory architecture for nonvolatile VLSI processor.

Takahiro Hanyu

Browse the full ISCAS paper archive.