Robust VLSI architecture for system-on-chip design and its implementation in Viterbi decoder.

Yasuyuki Hatakawa, Shingo Yoshizawa, Yoshikazu Miyanaga

Browse the full ISCAS paper archive.