Encoder architecture with throughput over 10 Gbit/sec for quasi-cyclic LDPC codes.

Zhiyong He, Sbastien Roy, Paul Fortier

Browse the full ISCAS paper archive.