A 0.3V 0.705fJ/conversion-step 10-bit SAR ADC with shifted monotonie switching scheme in 90nm CMOS.

Sung-En Hsieh, Chih-Cheng Hsieh

Browse the full ISCAS paper archive.