A 40 μV VRipple, 0.1-ps FoM Output-Capacitor-Less Fully Time-Domain Digital LDO With a VCO-Assisted Dual Loop.

Guanzhe Hu, Shengping Lv, Yufei Song, Peng Zhang, Wen Jia, Fei Chen, Shuqiang Lu, Zhihua Wang, Hanjun Jiang

Browse the full ISCAS paper archive.