Reliable and low-power clock distribution using pre- and post-silicon delay adaptation in high-level synthesis.

Keisuke Inoue, Mineo Kaneko

Browse the full ISCAS paper archive.