Iterated Timing Analysis with Dynamic Partitioning Technique for Bipolar Transistor Circuits.

Masaki Ishida, Koichi Hayashi, Masakatsu Nishigaki, Hideki Asai

Browse the full ISCAS paper archive.