A jitter suppression technique for a 2.48832 Gb/s clock and data recovery circuit.

Kiyoshi Ishii, Keiji Kishine, Haruhiko Ichino

Browse the full ISCAS paper archive.