Skip to content

A low power, process invariant keeper for high speed dynamic logic circuits.

Rakesh Gnana David Jeyasingh, Navakanta Bhat

VenueCISCAS
Year2008
ProceedingsISCAS

Browse the full ISCAS paper archive.