A low-power high-speed 32/33 prescaler based on novel divide-by-4/5 unit with improved true single-phase clock logic.

Song Jia, Shilin Yan, Yuan Wang, Ganggang Zhang

Browse the full ISCAS paper archive.