Improving the Hardware Utilization Efficiency of Partially Parallel LDPC Decoder with Scheduling and Sub-matrix Decomposition.

Jie Jin, Chi-Ying Tsui

Browse the full ISCAS paper archive.