VLSI Architecture of High Speed SAD for High Efficiency Video Coding (HEVC) Encoder.

Amit Mahesh Joshi, Mohammad Samar Ansari, Chitrakant Sahu

Browse the full ISCAS paper archive.