Algorithm Driven Power-Timing Optimization Methodology for CMOS Digital Circuits Considering PVTA Variations.

Hema Sai Kalluru, Prasenjit Saha, Andleeb Zahra, Zia Abbas

Browse the full ISCAS paper archive.