A routability and performance driven technology mapping algorithm for LUT based FPGA designs.

Chi-Chou Kao, Yen-Tai Lai

Browse the full ISCAS paper archive.