PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design.

Beomsup Kim, Todd C. Weigandt, Paul R. Gray

Browse the full ISCAS paper archive.