A VLSI-efficient signed magnitude comparator for { 2n-1, 2n, 2n +2n+1-1} RNS.

Sachin Kumar, Chip-Hong Chang

Browse the full ISCAS paper archive.