Skip to content

Temporal pulse-clocked multi-bit flip-flop mitigating SET and SEU.

Sushil Kumar, Srivatsan Chellappa, Lawrence T. Clark

VenueCISCAS
Year2015
ProceedingsISCAS

Browse the full ISCAS paper archive.