Skip to content

A 6-Bit, 29.56 fJ/Conv-Step, Voltage Scalable Flash-SAR Hybrid ADC in 28 nm CMOS.

B. Dinesh Kumar, Hitesh Shrimali, Navneet Gupta

VenueCISCAS
Year2019
ProceedingsISCAS

Browse the full ISCAS paper archive.