Skip to content

Digital Twin Assisted Performance Aware Power Management for FPGA MPSoC using High Speed Reinforcement Learning.

Kartik Laad, Ratnala Vinay, Parveen Nisha, Vidhumouli Hunsigida, Appa Rao Nali, Amit Acharyya

VenueCISCAS
Year2025
ProceedingsISCAS

Browse the full ISCAS paper archive.