Skip to content

High-speed VLSI architecture for parallel Reed-Solomon decoder.

Hanho Lee

VenueCISCAS
Year2003
ProceedingsISCAS (2)

Browse the full ISCAS paper archive.