A 5.4 Gb/s clock and data recovery circuit using the seamless loop transition scheme without phase noise degradation.

Won-Young Lee, Lee-Sup Kim

Browse the full ISCAS paper archive.