A high throughput VLSI design with hybrid memory architecture for H.264/AVC CABAC decoder.

Yuan-Hsin Liao, Gwo-Long Li, Tian-Sheuan Chang

Browse the full ISCAS paper archive.