Skip to content

2VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65-nm CMOS process.

Chun-Yu Lin, Ming-Dou Ker

VenueCISCAS
Year2010
ProceedingsISCAS

Browse the full ISCAS paper archive.