Skip to content

The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current mode processing techniques.

Yu-Yee Liow, Chung-Yu Wu

VenueCISCAS
Year2002
ProceedingsISCAS (3)

Browse the full ISCAS paper archive.