Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ISCAS
/
Paper
The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current mode processing techniques.
Yu-Yee Liow
,
Chung-Yu Wu
Venue
C
ISCAS
Year
2002
Proceedings
ISCAS (3)
DBLP record
conf/iscas/LiowW02 ↗
Browse the full
ISCAS paper archive
.