180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performance.
Yuequan Liu, Yuan Wang, Song Jia, Xing Zhang
Browse the full ISCAS paper archive.
Yuequan Liu, Yuan Wang, Song Jia, Xing Zhang
Browse the full ISCAS paper archive.