An FPGA processor for real-time, fixed-point refinement of CDVS keypoints.
Giorgio Lopez, Ettore Napoli, Domenico Meglio, Antonio G. M. Strollo
Browse the full ISCAS paper archive.
Giorgio Lopez, Ettore Napoli, Domenico Meglio, Antonio G. M. Strollo
Browse the full ISCAS paper archive.