A Single-Channel 18.5 GS/s 5-bit Flash ADC using a Body-Biased Comparator Architecture in 22nm FD-SOI.

Nima Lotfi, Pedro Lehmann Ibez, Marcel Runge, Friedel Gerfers

Browse the full ISCAS paper archive.