A Low-Ripple Resistor-Less Hybrid Loop Filter based PLL in 3nm FinFET.

Ping Lu, Charlie Boecker, Bupesh Pandita, Minhan Chen, Sheethal Nayak

Browse the full ISCAS paper archive.