Skip to content

A 1.5V 10-b 30-MS/s CMOS Pipelined Analog-to-Digital Converter.

Chi-Chang Lu, Jyun-Yi Wu, Tsung-Sum Lee

VenueCISCAS
Year2007
ProceedingsISCAS

Browse the full ISCAS paper archive.