A discrete algorithm for the regularization of hierarchical VHDL-AMS models.

Jochen Mades, Diana Estvez Schwarz, Manfred Glesner

Browse the full ISCAS paper archive.