Skip to content

Efficient techniques based on gate triggering for designing static CMOS ICs with very low glitch power dissipation.

Nihar R. Mahapatra, Sriram V. Garimella, Alwin Takeen

VenueCISCAS
Year2000
ProceedingsISCAS

Browse the full ISCAS paper archive.