Skip to content

Don't care filling for power minimization in VLSI circuit testing.

Tapas K. Maiti, Santanu Chattopadhyay

VenueCISCAS
Year2008
ProceedingsISCAS

Browse the full ISCAS paper archive.