A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based Packet Parsing.

Parisa Mashreghi-Moghadam, Tarek Ould-Bachir, Yvon Savaria

Browse the full ISCAS paper archive.