Testability of path history memories with register-exchange architecture used in Viterbi-decoders.

Stefan R. Meier, Mario Steinert, Steffen Buch

Browse the full ISCAS paper archive.