A compact layout technique to minimize high frequency switching effects in high speed circuits.

Juan A. Montiel-Nelson, De de Armas, Roberto Sarmiento, Antonio Nez, Saeid Nooshabadi

Browse the full ISCAS paper archive.