A 0.4V 0.5fJ/cycle TSPC Flip-Flop in 65nm LP CMOS with Retention Mode Controlled by Clock-Gating Cells.

Ludovic Moreau, Rmi Dekimpe, David Bol

Browse the full ISCAS paper archive.