A Fractional-N PLL for Multi-phase Clock Generation with Loop Bandwidth Enhancement.

Reo Nagasue, Isamu Mizuno, Ryo Kishida, Tatsuya Iwata, Takefumi Yoshikawa

Browse the full ISCAS paper archive.