A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate.

Ettore Napoli, Davide De Caro, Nicola Petra, Antonio G. M. Strollo

Browse the full ISCAS paper archive.