Improving FPGA-based Async-logic AES Accelerator with the Integration of Sync-logic Block RAMs.

Jun-Sheng Ng, Juncheng Chen, Si Wu, Nay Aung Kyaw, Kwen-Siong Chong, Zhiping Lin, Bah-Hwee Gwee

Browse the full ISCAS paper archive.