An all-digital clock generator firm-core based on differential fine-tuned delay for reusable microprocessor cores.

Mauro Olivieri, Alessandro Trifiletti

Browse the full ISCAS paper archive.