A linear model for high-level delay estimation in VDSM on-chip interconnects.

Alberto Garca Ortiz, Tudor Murgan, Mihail Petrov, Manfred Glesner

Browse the full ISCAS paper archive.